

CONCEPT OF CAVITY SIMULATOR FOR EUROPEAN SPALLATION SOURCE*

M. Grzegorzółka[†], K. Czuba, I. Rutkowski, ISE, Warsaw University of Technology, Poland

Abstract

At the European Spallation Source it is foreseen to use around 120 superconducting cavities operating at 704.42 MHz. Each cavity will require an individual LLRF control system, that needs to be tested before the installation inside the accelerator.

Testing of all systems using the real superconducting cavities would be very expensive and in case of a failure can lead to serious damages. To lower the testing cost and avoid potential risks it is planned to design and build a device that simulates the behavior of a superconducting cavity.

The cavity simulator will utilize fast data converters equipped with an RF front-end and a digital signal processing unit based on a high performance FPGA. In this paper conceptual design of hardware and firmware will be presented.

INTRODUCTION

Polish Electronics Group is a consortium of 3 Polish scientific institutes: National Centre for Nuclear Research, Warsaw University of Technology and Łódź University of Technology. It was established in order to contribute to the European Spallation Source project as an in-kind partner. PEG is responsible for assembly and installation of the LLRF control systems for superconducting elliptical cavities used in medium and high beta sections of the ESS linac. The consortium will also design and manufacture the following components of the systems: LO RTM, Piezo Driver, RTM Carrier and Cavity Simulator. [1].

The Cavity simulator is a device foreseen to test the LLRF control systems before they are commissioned in the accelerator. It simulates a behavior of a superconducting cavity together with a klystron/IOT RF power amplifier. The block diagram of the system simulated by the device is presented in Fig. 1 [2].

Basing on the input signals (RF drive and piezos' drive), the Cavity Simulator generates the following output signals:

- amplifier input,
- amplifier forward,
- amplifier reflected,
- cavity forward,
- cavity reflected,
- cavity probe,
- amplifier power supply modulator,
- piezo sensor.

The model of the cavity is implemented in a digital signal processing unit. Among others, the device simulates the

* Work supported by Polish Ministry of Science and Higher Education, decision number DIR/WK/2016/03.

[†] M.Grzegorzolka@elka.pw.edu.pl




Figure 1: The block diagram of the system simulated by the Cavity Simulator

following phenomena: cavity detuning, piezo compensation, Lorentz force detuning, beam current and influence of the amplifiers power supply modulator.

To operate with analog signals a set of data converters with a dedicated front-end is provided. The device is controlled remotely by a PC. The simplified concept of the Cavity Simulator is presented in Fig. 3.




Figure 2: The simplified block diagram of the Cavity Simulator.

REQUIREMENTS

Based on the presented architecture and the specification of ESS LLRF control system a set of requirements for the Cavity Simulator was prepared.

The device shall operate at 704.42 MHz, the same reference frequency as the ESS LLRF control systems for medium and high beta cavities.

Three analog inputs are required: one for the RF drive signal and two for high voltage piezo actuator signals. The RF input must accept the maximum output power of a vector modulator module used in the ESS LLRF (Struck DWC8VM1 RTM). The maximum level of piezo driver input shall be $\pm 100V$. To simulate the impedance of the piezo actuator, each high voltage input shall have 2.2 μF input capacitance.

The Cavity Simulator shall have eight analog outputs: six RF outputs for the amplifier and the cavity signals, one for

Content from this work may be used under the terms of the CC BY 3.0 licence (© 2017). Any distribution of this work must maintain attribution to the author(s), title of the work, publisher, and DOI.

be integrated into the Data Conversion Module. Another reason for integration of the vector modulator circuit and base-band DACs in a single board, is that any mismatch between the analog I and Q signals paths will highly affect the intermodulation performance. Six vector modulators are needed for the Cavity Simulator project, but additional 7th channel was added. It can be used for design debugging or generation of another, not yet specified, signal.

In order to reduce the risk of damaging the cavity simulator by a high voltage coming from the piezo driver, it was decided to build the piezo front-end as a separate module. Two 5 MSPS ADCs are used to digitize the piezo driver signal. Piezo sensor and modulator signals are generated using two 16 bit 125 MSPS DACs.

To control all circuitis in the module a low cost FPGA is used. It communicates with all other devices through I2C and SPI buses and buffers the data between the FPGA Processing Module and the data converters used for piezo and modulator signals.

The block diagram of the Data Conversion Module is presented in Fig. 4.




Figure 4: The Block Diagram of the Data Converters Module

LO Generation Module

The LO Generation Module is responsible for the generation of the LO and clock signals used across the device. The planned clock frequency is 117.4 MHz. Two possible IF frequencies are considered: 23.48 and 29.35 MHz.

This module utilizes the same direct analog generation scheme as the one used in the LO RTM designed by PEG. It is described further in [4].

Reference Generation Module

The Reference Generation Module distributes the reference signal. It can operate in two modes, either external signal can be distributed or the reference signal can be generated locally by an integrated PLL.

The performance of the PLL circuit, which is based on Texas Instruments LMX2592 chip, was measured using an

evaluation board. The phase noise spectrum of the output reference signal is presented in Fig. 5. The jitter integrated in the 10 Hz to 1 MHz band equals 264 fs. This phase noise level should be sufficient for the functional tests of the LLRF control systems.




Figure 5: The expected phase noise spectrum of the signal generated by the Reference Generation Module.

FIRMWARE

The main part of the firmware is the simulation model. The input signals comes from the ADCs on the Data Conversion Module. The data processing is performed on the data in the vector format, so the first stage is the digital IQ demodulation. Depending on the IF frequency IQ or non-IQ sampling schemes can be used. The non-IQ scheme is preferred, because of the reduced effect of the higher order harmonics [5]. However, due to more complex calculations it adds additional latency to the signal processing path.

The first modeled element is the amplifier. It generates the amplifier's forward and reflected signals. It requires additional power supply modulator signal, which is generated inside the firmware, based on the user predefined sample table. This signal is also send to the DAC, that generates the analog output signal.

The next element is the cavity model. It is fed with the amplifier forward, beam current and detuning calculation signals. Based on those signals, cavity probe, forward and reflected signals are calculated. Basing on the information from the cavity and a piezo models the detuning value is calculated and the piezo sensor signal is produced.

The beam signal is generated as a custom waveform, so different currents can be simulated. The phase of the beam is related to the phase of the reference signal, so it remains constant with the changes of the RF drive signal.

To synchronize the Cavity Simulator with LLRF control system a synchronization signal is required. External signal can be used or it can be generated locally from the reference signal. It is fed to the blocks that generate the modulator and beam signals.

For the purpose of testing the Cavity Simulator, a simple LLRF controller, arbitrary waveform generators and data acquisition system are provided. This tools can be used to




Figure 6: The block diagram of the Cavity Simulator firmware.

verify the proper operation of the device and will simplify the development.

To control the device Xilinx MicroBlaze softcore processor is used. It is responsible for the interpretation of the control commands sent to the device, setting the model parameters and transmission of acquired data.

A simplified block diagram of the Cavity Simulator firmware is presented in Fig. 6.

SUMMARY

In this paper the concept of the Cavity Simulator design was presented. The overview of the hardware, together with the description of the most critical components and the planned firmware were shown.

The device is currently in the hardware development stage. It is planned to finish this part of the project by the end of 2017.

REFERENCES

[1] J. Szewiński *et al.*, “Contribution to the ESS LLRF System by Polish Electronic Group”, in *Proc. IPAC’17*, Copenhagen, Denmark, May 2017, paper THPAB129, pp. 4026–4027.

[2] A. J. Johansson, A. Svensson, F. Kristensen and R. Zeng “LLRF System for the ESS Proton Accelerator”, in *Proc. IPAC’14*, Dresden, Germany, June 2014, paper WEPME079, pp. 2465–2467.

[3] F. Kristensen, A. Svensson, O. Troeng, B. Benhardsson, and A. J. Johansson, “LLRF Performance Evaluation”, ESS, Lund, Sweden June. 2015.

[4] I. Rutkowski, K. Czuba and M. Grzegorzóka “LO RTM for 704.42 MHz LLRF Control System for ESS”, presented at ICALEPCS’17, Barcelona, Spain, October 2017, paper TH-PHA081, this conference.

[5] L. Doolittle, H. Ma and M.S. Champion “Digital Low-Level RF Control Using Non-IQ Sampling”, in *Proc. LINAC’06*, Knoxville, Tennessee, USA, 2006, paper THP004.